国产久草深夜福利精品_精品国产看高清国产毛片_成年日韩片av在线网站_亚洲国产综合777_免费高清一级在线观看_欧美色图中文字幕_老中医用嘴排阴毒 小雨_99精品无码视频在线播放_久久久精品强暴视频_国产aⅴ一区最新精品

TISN75LVDS83BLCD屏FlatLink連接方案
電子元件,電子元器件深圳市創(chuàng)唯電子有限公司
您現(xiàn)在的位置: 首頁 > 電子技術(shù)
TISN75LVDS83BLCD屏FlatLink連接方案  2012/3/1
TI公司的SN75LVDS83B是FlatLink發(fā)送器,包括有四個7位并行負(fù)載串行輸出的移為寄存器,7X時鐘合成器,以及5個LVDS線路驅(qū)動器,可以把28位單端LVTTL數(shù)據(jù)同步地在5個平衡對導(dǎo)體上發(fā)送,由兼任的接收器接收如SN75LVDS82和集成了LVDS接收器的LCD屏.數(shù)據(jù)傳輸速率高達(dá)135M像素/秒,像素時腫范圍從10MHz到135MHz,工作電壓3.3V,75MHz時的功耗為170mW,可用于LCD屏驅(qū)動器,UMPC和筆記本電腦以及數(shù)碼相框等.本文介紹了SN75LVDS83B的主要特性,方框圖以
        TI公司的SN75LVDS83B是FlatLink發(fā)送器,包括有四個7位并行負(fù)載串行輸出的移為寄存器,7X時鐘合成器,以及5個LVDS線路驅(qū)動器,可以把28位單端LVTTL數(shù)據(jù)同步地在5個平衡對導(dǎo)體上發(fā)送,由兼任的接收器接收如SN75LVDS82和集成了LVDS接收器的LCD屏.數(shù)據(jù)傳輸速率高達(dá)135M像素/秒,像素時腫范圍從10MHz到135MHz,工作電壓3.3V,75MHz時的功耗為170mW,可用于LCD屏驅(qū)動器,UMPC和筆記本電腦以及數(shù)碼相框等.本文介紹了SN75LVDS83B的主要特性,方框圖以及多種連接到LCD屏的應(yīng)用電路和SN75LVDS83B評估模塊電路圖.

The SN75LVDS83B FlatLink™ transmitter contains four 7-bit parallel-load serial-outshift registers, a 7X clock synthesizer, and five Low-Voltage Differential Signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, suchasthe SN75LVDS82 and LCD panels with integrated LVDS receiver.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected via the clock select (CLKSEL) pin. The frequency of CLKIN is multiplied seven times, and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN75LVDS83B requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with a low-level input, and the possible use of the Shutdown/Clear (SHTDN). SHTDN is an active-low input to inhibit the clock, and shut off the LVDS output drivers for lowerpowerconsumption. A low-level on this signal clears all internal registers to a low-level.

The SN75LVDS83B is characterized for operation over ambient air temperatures of -10℃ to 70℃.
與《TISN75LVDS83BLCD屏FlatLink連接方案》相關(guān)列表
電話:400-900-3095
QQ:800152669
庫存查詢
Copyright(C) 2011-2021 Szcwdz.com 創(chuàng)唯電子 版權(quán)所有 備案號:粵ICP備11103613號
專注電子元件代理銷售  QQ:800152669  電子郵件:sales@szcwdz.com  電話:400-900-3095